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In the recent years, radio-frequency (RF) front-end circuit design is a hot and challenging topic in both 
the industry and research. RF transceivers with different standards are integrated into a single chip. 
Different technologies, for example, SiGe bipolar or GaAs are chosen in some research works due to 
the high transition frequency, high breakdown voltage, high voltage supply and high DC current 
limitation. Nowadays, CMOS technology is another choice to implement RF front-end with the 
submicron or even the nano-scale channel length. Some of the RF front-end building blocks, such as 
low-noise amplifier (LNA) and mixer, can be implemented in CMOS technology due to the down-
scaling of the channel length. Although CMOS technology suffers from higher threshold voltage, lower 
breakdown voltage, and lower supply voltage compared with the non-CMOS technologies mentioned 
above, CMOS is relatively inexpensive and more feasible to integrate the RF circuit with the digital 
part. Among other building blocks of the RF front-end circuit, power amplifier (PA) consumes the 
most power. In order to have high power efficiency, the PA is usually implemented by offchip active 
and passive components. However, this approach causes the production cost increase dramatically. 
Therefore, the development of on-chip PA is, so far, a proper choice to reduce the production cost. 
In this thesis, the design consideration of PA and transmitter front-end circuit is outlined. A PA 
operating at 3 GHz under the supply voltage of 3.3 V is fabricated in a 0.18 |j,m RF CMOS technology. 
The PA can provide saturated power of 20 dBm with the input power of -12 dBm, according to 
measurement. Measured linear gain and power-added efficiency are 27.89 dB and 12%, respectively. 
The PA is also measured with IEEE 802.11a Wireless LAN and IEEE 802.16 WiMAX data. The 
measured EVM are -30.3 dB with an output power of 7.79 dBm and -26.4 dB with an output power of 
8.73 dBm, respectively. 
The transmitter front-end circuit for the WiMAX applications, including on-chip PA, has been 
fabricated by a 0.18 fim RF CMOS technology with the frequency band of 2.5 GHz. The transmitter is 
measured under 3.3 V for the power stage, 1.27 V for the driver stage and 1.5 V for the I/Q modulator. 
In the measurement, the circuit can provide output saturated power of 20 dBm, with linear gain of 24 
dB and power-added efficiency of 14 %. This research work is tested using with 20-MHz bandwidth, 64-
QAM-5/6-CTC WiMAX baseband signal corresponding to output power of 13 dBm associated with error 












這個功率放大器可以發出20 dBm電能.而它的錢性發大率爲27.89 dB以及附加功率效率爲12 
%.同時也有用 IEEE 802 .11a無綫網路制式以及 IEEE WiMAX制式測驗.結果顯示在這兩個制式 
中，這個功率放大器可以分別在發出7.79 dBm時EVM値是-30.3 dB以及8.73 dBm電能時EVM 
値是-26.4 dB. 
此外，一個發訊器前端，包括一個功率放大器，也用了 0.18微米制程設計並且製造.這個發訊器前 
端是用於2.5 GHz頻帶WiMAX的應用上.功率放大器的工作電壓爲3.3 V，前級放大器的工作電 
壓爲1.27 V，而I/Q混頻器的工作電壓爲1.5 V.在測試中，這個發訊器前端可以提供20 dBm電能. 
錢性放大率爲24 dB以及以及附加功率效率爲14 %.這個電路也有用WiMAX制式的基頻訊號 
測試，結果以20 MHz 64-QAM-5/6-CTC WiMAX的基頻訊號中，可提供13 dBm電能而EVM値 
是-30.52 dB 
Acknowledgements 
I want to specially thank to my supervisor, Professor Leung Ka Nang Alex, who provides me full 
support of my work. I am grateful for the help from Dr. Siu-Kei Tang who gave me a lot of guidelines 
on PCB layout techniques for the RF front-end circuit testing. In addition to the testing boards, I want 
to specially thank again Dr. Tang and Dr. Lincoln Lai Kan Leung who gave me a lot of technical 
advices on the circuit-level design and measurement skills. Furthermore, I want to specially thank Mr. 
Yeung Wing Yee who gave me a lot of technical supports on the all the simulation and layout CAD 
tools. Finally, I want to thank my colleagues in ASIC and Microwave Laboratories for their supports. 
Table of Contents 
INTRODUCTION 11 
1.1 MOTIVATION 11 
1.2 SPECIFICATIONS 12 
1.3 ORGANIZATION OF THE THESIS 16 
1.4 REFERENCES 16 
BASIC THEORY OF POWER AMPLIFIER AND TRANSMITTER FRONT-END 18 
2.1 CLASSIFICATION OF POWER AMPLIFIER 18 
2.1.1 Class A 20 
2.1.2 Class B 21 
2.1.3 Class AB 22 
2.1.4 Class C 23 
2.1.5 Class D 24 
2.1.6 Class E 25 
2.1.7 Class F 28 
2 .2 FIGURE-OF-MERIT OF POWER AMPLIFIER 2 8 
2.2.1 Small Signal Analysis 29 
2.2.1.1 S-parameter 29 
2.2.1.2 Gain and Stability 29 
2.2.2 Large Signal A nalysis 
2.2.2.1 1-dB compression point 33 
2.2.2.2 Third-order intermodulation point 33 
2.2.2.3 Power Gain 35 
2.2.2.4 Drain Efficiency and Power Added Efficiency 35 
2.2.2.5 AM-AM and AM-PM conversion 36 
2.2.3 Modulation A nalysis 
2.2.3.1 Constellation Diagram and Error Vector Magnitude 36 
2 .3 REFERENCE 3 7 
CIRCUIT DESIGN OF POWER AMPLIFIER 39 
3.1 INTRODUCTION 3 9 
3 .2 TOPOLOGY OF THE POWER AMPLIFIER DESIGN 3 9 
3 .3 DESIGN IN POWER AMPLIFIER 4 0 
3.2.1 Power Stage 40 
3.2.2 Driver Stage and Input matching 46 
3 .4 SIMULATION RESULT ON POWER AMPLIFIER 4 9 
3 .5 LAYOUT CONSIDERATION 5 0 
3 .6 MEASUREMENT RESULT ON POWER AMPLIFIER 51 
3.4.1 Small signal measurement 52 
3.4.2 Large signal measurement 55 
3.4.3 Modulation measurement 56 
3 . 7 PERFORMANCE SUMMARY 5 8 
3 .8 REFERENCE 5 9 
. C I R C U I T DESIGN OF TRANSMITTER FRONT-END 60 
4 .1 INTRODUCTION 6 0 
4 . 2 TOPOLOGY OF THE TRANSMITTER FRONT-END DESIGN 61 
4 . 3 DESIGN IN TRANSMITTER FRONT-END CIRCUIT 6 4 
4.2.1 I/Q Modulator 64 
4.2.2 Power Amplifier 66 
4.2.3 On-chip LC Balun 72 
4 . 4 SIMULATION RESULT OF THE TRANSMITTER FRONT-END DESIGN 7 4 
4 . 5 LAYOUT CONSIDERATION 7 5 
4 . 6 MEASUREMENT RESULT OF THE TRANSMITTER FRONT-END DESIGN 7 6 
4.4.1. Transmitter Front-End Measurement 77 
4.4.1.1 Output Reflection coefficient 77 
4.4.1.2 Large Signal Measurement 78 
4.4.1.3 Modulation Measurement 81 
4.4.2. LC Balun Measurement 84 
4 .7 PERFORMANCE SUMMARY OF THE TRANSMITTER FRONT-END CIRCUIT 86 
4 . 8 REFERENCE 89 
5. CONCLUSION 90 
6. FUTURE WORK 91 
List of Figures 
Fig. 1.2-1 Spectrum mask for different Channel bandwidth 15 
Fig. 2.1-1 Current waveform 19 
Fig. 2.1-2 Different harmonic current amplitude with different value of the conduction angle 
19 
Fig. 2.1-3 RF power versus conduction angle 20 
Fig. 2.1-4 Efficiency versus conduction angle 20 
Fig. 2.1-5 Class A amplifier operation 21 
Fig. 2.1-6 Class B amplifier operation 22 
Fig. 2.1-7 Class B amplifier operation using transformer 22 
Fig. 2.1-8 Class AB amplifier operation 23 
Fig. 2.1-9 Class C amplifier operation 24 
Fig. 2.1-10 Voltage and current waveforms in class-D operation 24 
Fig. 2.1-11 Class D amplifier operation 25 
Fig. 2.1-12 Another class D amplifier 25 
Fig. 2.1-13 Waveform of class-E operation, (top) switching voltage (center) drain voltage at 
transistor, (bottom) drain current of transistor 26 
Fig. 2.1-14 Class E amplifier operation 27 
Fig. 2.1-15 Drain modulation 28 
Fig. 2.1-16 Class F amplifier 28 
Fig. 2.2-1 Simple microwave amplifier diagram 31 
Fig. 2.2-2 Graphical illustration of 1-dB compression point and IIP3 34 
Fig. 2.2-3 64-QAM Constellation diagram 37 
Fig. 2.2-4 Error vector magnitude 37 
Fig. 3.2-1 Block diagram of power amplifier 40 
Fig. 3.3-1 OPldB vs RQPT 41 
Fig. 3.3-2 Output matching network with series inductor and shunt capacitor 42 
Fig. 3.3-3 Output matching network with series capacitor and shunt inductor 42 
Fig. 3.3-4 Power Stage 45 
Fig. 3.3-5 Parasitic common mode oscillation 46 
Fig. 3.3-6 Driver stage 47 
Fig. 3.3-7 Series resonator at input port 47 
Fig. 3.4-1 Simulation schematic 49 
Fig. 3.5-1 Floorplan of the PA 50 
Fig. 3.6-1 Chip Photo 51 
Fig. 3.6-2 Testing board configuration 52 
Fig. 3.6-3 Small signal measurement configuration 52 
Fig. 3.6-4 Port arrangement in the 4-port s-parameter measurement 53 
Fig. 3.6-5 Common mode return loss at input 53 
Fig. 3.6-6 Common mode return loss at output 53 
Fig. 3.6-7 Common mode gain 54 
Fig. 3.6-8 Common mode isolation 54 
Fig. 3.6-9 Differential mode gain and isolation 54 
Fig. 3.6-10 Differential mode return loss at input and output 54 
Fig. 3.6-11 Stability analysis (top left: K-factor, top right: A, bottom left: output reflection 
coefficient and load stability circuit, bottom right: input reflection coefficient and source 
stability circuit 55 
Fig. 3.6-12 Large signal measurement configuration 55 
Fig. 3.6-13 Large signal performance 56 
Fig. 3.6-14 Modulation Test configuration 57 
Fig. 3.6-15 Constellation Diagram and Output Spectrum of the WiMAX output RF signal. 57 
Fig. 3.6-16 Constellation Diagram and Output Spectrum of the IEEE 802.11a output RF 
signal 58 
Fig. 4.2-1 Simple direct conversion transmitter 61 
Fig. 4.2-2 Proposed on-chip direct conversion transmitter 62 
Fig. 4.2-3 The signal flow graph of the transmitter front-end circuit 64 
Fig. 4.3-1 I/Q Modulator 65 
Fig. 4.3-2 3-stage polyphase filter 66 
Fig. 4.3-3 Overall schematic of PA 67 
Fig. 4.3-4 Parametric simulation of 1-dB compression point versus differential output 
resistance 69 
Fig. 4.3-5 Power Stage with on-chip balun and gate-controlled circuit 69 
Fig. 4.3-6 Full schematic of gate-controlled circuit in power stage 70 
Fig. 4.3-7 Driver Stage and the Gate-controlled Circuit 71 
Fig. 4.3-8 Full schematic of gate-controlled circuit in driver stage 72 
Fig. 4.3-9 LC balun 73 
Fig. 4.3-10 LC balun model including loss in inductor 73 
Fig. 4.4-1 Simulation schematic of the transmitter 74 
Fig. 4.5-1 Floorplan of the transmitter front-end circuit 75 
Fig. 4.6-1 Chip Photo 76 
Fig. 4.6-2 Measurement setup for the tone measurement 78 
Fig. 4.6-3 Measurement setup in the test bench 79 
Fig. 4.6-4 Probe station 79 
Fig. 4.6-5 Large Signal Performance 80 
Fig. 4.6-6 LO feedthrough and carrier suppression 80 
Fig. 4.6-7 Measurement setup for the modulation test 81 
Fig. 4.6-8 EVM vs. IF differential input power 82 
Fig. 4.6-9 WiMAX modulation test with 10-MHz baseband signal 83 
Fig. 4.6-10 WiMAX modulation test with 20-MHz baseband signal 83 
Fig. 4.6-11 WiMAX modulation test with 28-MHz baseband signal 84 
Fig. 4.6-12 S-parameter measurement in LC balun 85 
Fig. 4.6-13 Magnitude response of the LC balun 85 
Fig. 4.6-14 Phase response of the LC balun 85 
Fig. 4.6-15 Amplitude and phase mismatch of the LC balun 86 
List of Tables 
Table 1-1 Frequency bands for WiMAX standards [1] 13 
Table 1-2 Bandwidth requirement of WiMAX standard [3] 14 
Table 1-3 Uplink modulation requirement 14 
Table 1-4 Power control requirement for WiMAX standard [2] 15 
Table 3-1 Pre-layout and post-layout simulation result at 3 GHz 49 
Table 3-2 Comparison between the pre-layout, post-layout simulation and measurement 
result 59 
Table 4-1 Comparison between the pre-layout and post-layout simulation result 75 
Table 4-2 Simulation and Measurement Result 87 
Table 4-3 Transmitter performance summary 88 




Radio-frequency integrated circuit (RFIC) design becomes a hot topic on both the research and industry 
recently, because of the maturity of the sub-micron and nano-scale semiconductor technologies. Based 
on those technologies, there are many commercial products which were designed based on different 
standards to cater the consumer market. Some examples are GSM, Bluetooth, Wireless LAN and 
WiMAX, etc. 
Regarding to the recent trend, some RF-front end circuits, either the receiver or the transmitter, are 
implemented by GaAs (Gallium arsenide), BiCMOS or silicon bipolar technologies. On the transmitter 
side, the front-end circuit including the power amplifiers and mixers are implemented by the afore-
mentioned non-CMOS components due to high supply voltage and high breakdown voltage in order to 
deliver high output power. However, there are over 80 % semiconductor products manufactured by 
CMOS technology due to that fact that most of them are digital circuits. It is well-known that CMOS 
technology has many advantages such as low threshold voltage to enable low operational supply 
voltage. The low supply voltage can reduce the power consumption in the digital circuit. But it is not 
beneficial to the both the analog and RF IC design, as the voltage swing and output power delivery are 
limited and cascode structures may not be a good design technique. As a result, with GaAs, BiCMOS 
and SiGe bipolar technologies are better choice in implement analog and RF circuit as they have high 
supply voltage and current density limitation. However, these non-CMOS technologies are relatively 
much more expensive compared with the CMOS counterpart. 
Therefore, most of the RF building blocks which can be analyzed in small signal domain, such as low 
noise amplifier (LNA), mixer, intermediate frequency (IF) filters and data conversion blocks, are 
designed using CMOS technology. Power Amplifier (PA), however, is required to deliver high output 
11 
power. It is not significantly benefited by the advanced sub-micron CMOS technology with the 
shortcomings mention above. As a result, special techniques are required to overcome these problems. 
In addition to the supply voltage and current density limitation, CMOS technologies also suffer from 
poor quality factor of the monolithic passive components. The on-chip inductors generally have low the 
quality factor of about 8-10. The on-chip parasitic capacitance and resistance degrade their 
performance. 
In the PA design, the output power, the efficiency and the linearity are the most important parameters. 
Switching PA could have good efficiency but poor linearity. Therefore, the communication standard 
with only phase and frequency modulation should use switching PA, e.g. GSM and Bluetooth. 
Nowadays, some new communication standards incorporate the orthogonal frequency division 
multiplexing (OFDM) is used for higher data rate transmission and multiple access, but the linearity 
requirement is high. IEEE 802.11 a/g wireless LAN, IEEE 802.16e Mobile WiMAX and Ultra-
Wideband (UWB) are examples of using the OFDM scheme. All of them require the PA having good 
linearity, but the efficiency of a PA with good linearity is generally low. 
This thesis would focus on the design in PA to provide high output power from a low supply voltage 
and high knee voltage in CMOS technology. In additional to the PA, the design of a transmitter front-
end circuit with on-chip integrated PA is also discussed. 
1.2 Specifications 
Both the PA and transmitter front-end circuit are designed for the IEEE 802.16e Mobile WiMAX 
applications. It is based on OFDM in order to have high data rate transmission. OFDM system can also 
prevent inter-block interference (ISI). Mobile WiMAX incorporates orthogonal frequency division 
multiple access (OFDMA) which enable Multiple-Input-Multiple-Output (MIMO). In order to deliver 
optimum performance in channel bandwidth, the parameter in the physical layer is scalable. The 
12 
channel bandwidth is ranged from 1.25 MHz to 20 MHz [2]. The frequency bands [3] and the 
bandwidth requirement are shown in Table 1-1 and Table 1-2，respectively. WiMAX devices operates 
at 2.3-2.4 GHz, 2.305-2.320 GHz, 2.345-2.36 GHz, 2.496-2.69 GHz, 3.3-3.4 GHz, 3.4-3.8 GHz, 3.4-
3.6 GHz and 3.6-3.8 GHz. 
« Band 
^ClassJ 
rindex^ I l f f i " 
， .Channel 
f B a » d t l i / 
( M H / ) ' � � 
M M ^ 
FFTsizes 、M：^'^ 
Duplexing Mode 
1 2.3-2.4 250 5 512 TDD 
10 1024 TDD 
2 2.305-2.320 250 3.5 512 TDD 
2.345-2.360 5 512 TDD 
10 1024 TDD 
3 1 ：丨 2.496-2.69 1 
.：々  
r 250 "1 L L 5 ‘ � 
10 
IL'' T D D u i L ; : 
F T D D ^ 
4 3.3-3.4 250 5 512 TDD 
7 1024 TDD 
10 1024 TDD 
5 3.4-3.8 250 5 512 TDD 
7 1024 TDD 
10 1024 TDD 
3.4-3.6 250 5 512 TDD 
7 1024 TDD 
10 1024 TDD 
3.6-3.8 250 5 512 TDD 
7 1024 TDD 
10 1024 TDD 
As there are several frequency bands available in the standard, the design target 
frequency band that are needed to set first. The frequency band for Band Class Index 3 
design target. It is because there are many publications [4] - [7] about the WiMAX 
comparison. 
is for specific 
is chosen as the 
applications for 
3 1 1 
Table 2 Bandwidth requirement of WiMAX standard [3] 
^srs t iMdwidrcMH：^^ 1.25 5 10 20 3.5 8.75 
28/25 8/7 
5.6 11.2 22.4 8 10 
X^p le^ t ime (1 職翁礙 714.3 178.6 89.3 44.6 250 125 
128 512 1024 2048 512 1024 1024 
.Subcamer' 10.9375 7.8125 9.765625 
91.4 128 102.4 
11.4 16 12.8 
102.8 144 115.2 
As WiMAX is an OFDM system, its linearity requirement is high. Switching PA is not a candidate for 
this application. PA is designed in the linear operation mode. The detailed analysis will be described in 
Chapter 2. The Error Vector Magnitude (EVM) is the major parameter in order to analyze the linearity 
of the OFDM system. The detailed definition will be shown in Chapter 2 also. The EVM requirement 
for the WiMAX system varies based on different modulations and coding schemes. Table 1-3 shows 
the EVM requirement needed. For the 64-QAM modulation with 5/6 coding, the EVM of the 
transmitter must be below 30 dB. 
Table 1-3 Uplink modulation requirement 
Modulation EVM value required / dB 
QPSK 1/2 <=-15 
QPSK 3/4 <=-18 
16-QAM 1/2 <=-20.5 
16-QAM 3/4 <=-24 
64-QAM 1/2 <=-26 
64-QAM 2/3 <=-28 
64-QAM 3/4 <=-30 
64-QAM 5/6 <=-30 
The Power Class requirement is shown in Table 1-4. There are 4 power classes in the WiMAX 
standards. For the low output power class, such as power class 1，it may be implemented by the CMOS 
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technology. For the higher output power, CMOS technology may not be a good candidate as power 
combining technique are required and it is quite hard to design. So, an offchip PA may be used. 
Table 1-4 Power control requirement for WiMAX standard 
Class i^e^Mer： 
Power Class 1 
f)fo^;r6-QAM. 
18 <= PTx，max < 21 
'PoucrCdBm).{oT QPSK 
20 <= PTx’max < 23 
Power Class 2 21 <= PTx,max < 25 23 <= PTx，max < 27 
Power Class 3 25 <= PTx,max < 30 27 <= PTx,max < 30 
Power Class 4 30 <= PTx,max 30 <= PTx,max 
In addition to the power and EVM requirement, the OFDM output spectrum should meet the spectrum 





(MHz) A B C D 
20 9,5 10.9 19.5 29.5 
10 4.75 5.45 9.75 14.75 
Fig. 1.2-1 Spectrum mask for different Channel bandwidth 
As a result, this work will focus on the frequency band of 2.496-2.69 GHz. The center frequency is set 
to be 2.5 GHz. This work is implemented by a 0.18-)im RF CMOS technology. For the down-scaling 
technology, the supply voltage is quite low and there is only 3.3 V in the thick-oxide option in the 
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technology. Loadpull design technique can be applied to extract more output power from the low 
supply voltage. The design technique and effect would be discussed in Chapter 3 and Chapter 4. 
1.3 Organization of the Thesis 
This thesis will be presented in six chapters. In Chapter 2, the basic theory and the figure-of-merit of a 
PA would be discussed. In Chapter 3，a prototype PA is designed. Its center frequency is set to be 3-
GHz. The loadpull technique would be addressed. All the design and the measurement result will be 
outlined. In Chapter 4, the design of a 2.5-GHz transmitter front-end circuit for WiMAX applications is 
presented. All the circuit-level design and measurement result would be given. Finally, the conclusion 
and the future work will be shown in Chapter 5 and Chapter 6，respectively. 
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2. Basic Theory of Power Amplifier and Transmitter 
Front-End 
Unlike LNA which is a small-signal amplifier, PA operates in the large signal domain. PA cannot be 
designed using the small signal analysis method only. Traditionally, PA can be modeled by Volterra 
series, which models the weak non-linear effect of the transistor. However, it must be based on an 
accurate model. Parametric simulation is more suitable to design the PA. Another approach to design 
PA is based on that the PA is terminated with optimum output impedance location at the Smith chart 
where the PA can deliver highest amount of power. However, the transistor is needed to be fabricated, 
de-assembled and tested using large signal loadpull testing, which is very expensive. Therefore, most 
of the people may match the output of the transistor to a resistance value lower than 50 Q. In this work, 
this approach is adopted. 
As stated in Chapter 1，the design of PA depends on different modulation schemes. For the digital 
communication which adopts OFDM or involves amplitude modulation, PA should be designed in the 
linear mode. These PAs are classified by Class A, Class B, Class AB, Class C and Class F 
differentiated by the conduction angle. For the digital modulation which does not have amplitude 
modulation, for example GMSK in GSM, PA should be designed in switching mode (i.e. Class D and 
Class E), where amplitude modulation is not used and the linearity is not concern. The classification of 
the PA will be shown in the sub-section. 
2.1 Classification of Power Amplifier 
For a linear PA, the PA is classified based on the conduction angle. Due to the operation, the current 
waveform of the PA is shown below, where a is the conduction angle, /丽 is the peak current. The 
average DC, the 1st harmonic and the nth harmonic current are [1]: 
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_ /max 2 s i n ( a I I ) - a c o s ( a / 2 ) 
In l - c o s ( a / 2 ) 
a-svua 
2k 1 - cos(« / 2) 
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In l - c o s ( a / 2 ) 







Fig. 2.1-1 Current waveform 
With Imax normalized to 1，the current waveform with different harmonics versus the conduction angle 
could be plotted using (2.3) [1]. 
X . > 
\石\ \ I \ 丨 <二 丨 I ^ 
.V \ I • "\j、 >'「 
K 、、 
-A-
K � ； 
100 150 200 250 300 350 400 
Conduction angle [degree] 
Fig. 2.1-2 Different harmonic current amplitude with different value of the conduction angle 
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Fig. 2.1-3 RF power versus conduction angle Fig. 2.1-4 Efficiency versus conduction angle 
2.1.1 Class A 
In Class-A operation, a = 2n, the transistor conducts current all the time over a cycle, as shown in Fig. 
2.1-5. In Class-A mode, the transistor still operates in the small signal domain, with constant 
transconductance. Therefore, the amplifier has linear transconductance. From (2.8), it is known that the 
maximum efficiency r| of a Class-A amplifier is 50%, in the case that the output voltage amplitude is 
equal to supply voltage, with the assumption that there is no knee voltage existed in the device, as 
shown in Fig. 2.1-4. From Fig. 2.1-2, there is no 2nd and higher harmonic generated when the 
conduction angle is 2n. 
20 
Furthermore, the RF output power and the efficiency can be calculated based on the assumption that all 
the amplitudes are the same. Fig. 2.1-3 and Fig. 2.1-4 show the results. The efficiency of the amplifier 
approaches 100% when the conduction angle decreases, but the RF output power also approaches zero. 
0.3 
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Fig, 2.1-5 Class A amplifier operation 














In Class-B operation, the conduction angle is 兀.The amplifier operation is shown in Fig. 2.1-6. The 
transistor only conducts current in half of the cycles. From (2.1) and (2.2) with a = ti, the DC, the 1st 
harmonic current, DC power and RF power are shown in (2.9)-(2.13). From (2.13), the efficiency is 
about 78% if the amplitude of the output waveform is equal to VDD in the case that no knee voltage is 
present, as shown in Fig. 2.1-6. From Fig. 2.1-2, it is seen that the higher harmonics start to be 
generated due to the reduced conduction angle. 
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As the transistor conducts half of a cycle only, the overall output waveform can be generated out by 
combining RF current from another PA with 180° phase difference using transformer with the current 
from another half of cycle, as shown in Fig. 2.1-7. 
VDD 6 V D D 
vin 
RL 
Fig. 2.1-6 Class B amplifier operation 
• V ^ O-
VDD I 
Fig. 2.1-7 Class B amplifier operation using transformer 
2.1.3Class AB 
The conduction angle of a Class-AB amplifier is between 兀 and 2兀.Although several harmonic 
components are generated, it has a small magnitude, as shown in Fig. 2.1-2. The voltage waveform is 
also shown in Fig. 2.1-8. From Fig. 2.1-2, the magnitude of the 2nd harmonic current waveform is 
generated rapidly, compared with other harmonics. However, the even harmonics can be suppressed by 
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using differential structure. As a result, differential Class-AB is the suitable candidate of the PA design 
in OFDM system, as it maintains the linearity with acceptable efficiency. The efficiency of a Class-AB 
amplifier is between 50% (class-A) and 78.5% (class-B). 




Fig. 2.1-8 Class AB amplifier operation 
2.1.4ClassC 
The conduction angle of a Class-C amplifier is between 0 and 兀.As the conduction angle is further 
reduced, higher-order harmonics are generated with a large magnitude, but the efficiency is improved. 
The voltage waveform of a Class-C amplifier is shown in Fig. 2.1-9. The RF power generated is 
smaller compared with the Class A, Class AB and Class B counterparts, as shown in Fig. 2.1-3. The 
efficiency is between 78.5% (Class B) and 100%. However, it is almost impossible to achieve 100% in 
the Class C operation, as the voltage waveform is nearly a pulse in a very short duration. The amplitude 
modulation can be applied to the Class-C amplifier by applying drain modulation. This is an approach 
to apply an AM signal at the drain of the transistor in the Class-C amplifier. 
Both the Class-C and Class E amplifiers, which will be described in the other section, are the 
candidates in the system using constant envelope modulation. The major difference between them is 
the amplitude relationship between the input and the output waveforms. In a Class-C amplifier, the 
output waveform still follows the input waveform, although a lot of higher-order harmonics are 
generated. However, it is not the case for the Class-E amplifier, as the transistor is a switch only. 
3 2 
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Most of the publications reported that the design of the Class-E amplifier rather than Class-C amplifier 
as CMOS technology is good in implementing switch. 
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Fig. 2.1-9 Class C amplifier operation 
2.1.5ClassD 
In a Class D amplifier, the transistor operates as a switch. The input signal should be large enough to 
drive the transistor as a switch. Fig. 2.1-11 shows the implementation of a Class-D amplifier. The 
complementary switch drives the resonator. The input signal is large enough to approximate it as a 
square wave. The resonator filters output high-order harmonics so the output waveform is sinusoidal 
wave. 
In the operation of the Class-D amplifier, the voltage at the switch node Fs^ does not overlap with the 
drain current waveform. Therefore, no DC power is dissipated at the switch. As a result, the efficiency 
is 100% theoretically. However, the finite gate-source and source-drain capacitance of the CMOS 
switch make it differ from the ideal switch. Thus, power is dissipated by the parasitic capacitance [2], 
V s w Id 
Fig. 2.1-10 Voltage and current waveforms in class-D operation 
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Fig. 2.1-12 shows a simple Class-D amplifier implemented in the CMOS technology. The transistors 
are driven as a pair of complementary switches. A feedback resistor is used to obtain high gain. 
VDD VDD 
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Fig. 2.1-11 Class D amplifier operation 
2.1.6ClassE 
Fig. 2.1-12 Another class D amplifier 
The Class-E amplifier is another type of switching mode amplifier [7]. Similar to the class-D operation, 
the ideal efficiency is 100%. As it operates in switching mode, the on-resistance of the transistor should 
be as small as possible. The large drain-source capacitance of the CMOS devices can be incorporated 
in the Class-E amplifier design, as shown in (2.14). To make on-resistance RON small, the gate voltage 
W 
of the CMOS devices should be large and the aspect ratio — should also be large. Sometimes, the 
L 
aspect ratio can be above 1000. However, the large parasitic drain-source capacitance can be 
incorporated into class-E amplifier design. 
RON = 
(2.14) 
In the Class-E operation, there are two conditions needed to fulfill: 







In order to achieve the above conditions given by (2.15) and (2.16), the inductance and capacitance 
values are carefully chosen. The simplified resultant voltage and current waveform is shown below: 
Fig. 2.1-13 Waveform of class-E operation, (top) switching voltage (center) drain voltage at transistor, (bottom) drain 
current of transistor 
The design equation of the Class-E operation is developed under the condition that there is no loss in 
the inductors and capacitors. The simplified Class-E amplifier circuit is shown in Fig. 2.1-14. The 
design equation is shown as follows [7]: 
R = 




Cl = 8 
N、NI + 4 ) 2O)R 
C2=- 1 + 1.42 0L-2.O8 
where R is the loading resistance 
P is the output power 
















Fig. 2.1-14 Class E amplifier operation 
The linearity problem of the Class-E amplifier can be improved by using the drain modulation 
technique. The RF signal can be decomposed into the amplitude and phase signals. The phase signal is 
applied to the Class-E amplifier, as it is only interested in the frequency. The amplitude signal is 
applied to the drain of the Class-E amplifier. The supply voltage of the Class-E amplifier changes 
according to the amplitude of the AM signal. However, it may have the misalignment problem between 
AM and PM signals. It is hard to implement the drain modulator, as it needs to supply high DC current 
with sufficient wide bandwidth [2]. 
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The peak voltage VSW is approximately equal to 3.56 times of VDD. Another approach to analyze the 
Class-E operation is using state-space equation [2]. All the parasitic resistance of the loading inductor 
and output inductor are taken into account. 
Although the Class-E amplifier has high efficiency, the linearity is poor. It cannot be used in the 
amplitude modulation applications as there is no relationship between the amplitudes of the input 
waveform and the output waveform. Therefore, it is widely used in GSM and Bluetooth system since 








Fig. 2.1-16 Class F amplifier 
2.2 Figure-of-Merit of Power Amplifier 
The functionality and performance of a PA should be verified by three analyses. They are small signal 
analysis, large signal analysis and modulation analysis. Although PA is a large signal circuit, its small 
signal response is still needed to find out in order to ensure the PA function properly in both the small 
signal and large signal domains. Finally, PA is the one of the major components in the RF transmitter, 
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Fig. 2.1-15 Drain modulation 
2.1.7ClassF 
In the Class-F operation, the transistor can work as both the voltage controlled current source or switch. 
However, the amplifier uses resonator with different harmonics to the fundamental. The transistor is 
biased to the Class-B operation to have better efficiency. Only the odd-harmonics can pass through the 
harmonics filters. The efficiency of the Class-F operation can approach to 100% if the infinite numbers 
of odd harmonics filters are added. It is because there is no overlapping between the waveforms of the 
drain voltage and drain current. One of the examples of the Class-F amplifier is shown in Fig. 2.1-16. 
Ri 
vin 
which operates in different standards. In the recent years, most of the new standards, for example, IEEE 
802.1 la/b/g/n and IEEE 802.16 Mobile WiMAX, use the OFDM modulation scheme. Its linearity 
requirement is high. In order to ensure the PA can operate in these standards, modulation tests with 
differential modulated RF signals, for the PA test, or modulated baseband signal, for the transmitter 
test, are required. 
2.2.1 Small Signal Analysis 
2.2.1.1 ^'-parameter 
The small signal response of a PA can be verified by measuring its 5-parameter. Although the linear PA 
is large signal circuit, its small signal response should be investigated. In order to test its small signal 
response, the PA should operate in the condition of low input and output power. For a single-end PA, 
the 5-parameter is 2-port. However, when the PA is a differential structure, the common mode and 
differential 5-parameter are needed to be measured. These •y-parameters can be calculated from the 4-
port 5-parameter. The small signal power gain and stability measure can be found out using ^-parameter. 
2.2.1.2 Gain and Stability 
The power gain of the RF amplifier depends on both the input and output matching. There are three 
definitions of the power gain under different input and output termination conditions [3]. They are 
listed below: 
Transducer power gain 
G T : i (2.21) 
PAVS 




Available power gain 
PA VN (2.23) 
PA vs 
where 
PL is power delivered to the load 
PIN is power input to the network 
PAVS is power available from the source 
PAVN is power available from the network 
A simple microwave amplifier diagram is shown in Fig. 2.2-1. With the definition of return coefficient, 
the power gain definition can be rephrased as follows: 
GT = 
1 - r , 
1 - IN^ 
s 21 
1 - r 
1 - r 
(2.24) 
(2.25) 
1 一 2 ^ 21 
1 - r / 1 e 2 1 (2.26) 
1 - 2 2^1 1 - ^OUT 2 
Under the condition that no transistor feedback exists (i.e. 2= 0), the transducer gain GT can be 
described as unilateral power gain GTU [4]. Under the condition that 5,2 cannot be neglected, using the 
operational power gain Gp and available power gain GA are more convenient to carry out analysis. The 
power gain or the operational power gain Gp is used when either input or output of the amplifier is 
assumed to be perfectly matched. It can be used for the design of a PA. As in the PA, loadpull 
technique is used and the transistor may not be conjugate matched at the output. The available power 




noise amplifier (LNA). As in LNA, the input may need to perform noise match to reduce input referred 
noise. 
Input 
matci 门 g 
Fig. 2.2-1 Simple microwave amplifier diagram 
In addition to the small signal power gain, the stability is another major concern. The amplifier may 
oscillate if there is a parasitic feedback path, and both the amplifier and feedback path fulfill the 
condition of oscillation. For high frequency applications, the parasitic gate-drain capacitance of the 
transistor is the one of the parasitic feedback path to make the amplifier unstable. Therefore, the 
amplifier should be terminated by appropriate impedance at both the input and output to maintain 
stability. In terms of the reflection coefficients, the conditions for the unconditionally stable are listed 
below: 
r, <1 (2.27) 
r, <1 (2.28) 
r IN s� \-s IV <1 
(2.29) 
厂0 •UT + i - ^ n r . <1 
(2.30) 
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The input and output reflection coefficients in (2.26) and (2.27) are less than 1. It means the incident 
wave is larger than the reflected waves at both the input and output ports. From (2.29) and (2.30), 
r,N and r隱 depend on the load and source reflection coefficient simultaneously. As it is too 
complicated to calculate, a Rollett factor, or A^-factor is defined to measure the stability. The definition 
is listed as follows: 
K = 1 - 5,1 
2 2 + A 2 
and 
The necessary and sufficient conditions for unconditionally stable are listed below: 
K>\ 





There is another parameter Bj to measure the stability. The unconditionally stable conditions are K>\ 
and 
( 2 . 3 5 ) 
2.2.2 Large Signal Analysis 
PA is a large signal device due to the large input and output voltage swing. These behaviors cannot be 
modeled using small signal analysis. In most cases, the output voltage swing must be represented by 
fundamental, the 2nd harmonic and 3rd harmonics. Higher harmonics are neglected as they are small in 
magnitude, according to 
y{t) = a^x{t) + a^x^ (?) + a^x^ {t) + (2.36) 
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There are several figure-of-merits to analyze the large signal response of a PA. 
2.2.2.1 1-dB compression point 
The 1-dB compression point is defined as the point that the input level causes the linear gain decreased 
by 1 dB [5]. If a signal = A cos cot is applied to the system, harmonics are produced due to the 
nonlinear gain of the PA. Then, the output voltage will be 
increased [5]. 
= cos cot + «2 A^ cos^ cot + cos^ cot 
+ 3ajA' 4 cos cot + 
(2.37) 
(2.38) 
If andofj are out of phase, the constant a,A + Sa^A-4 is decreased when the signal amplitude is 
20 log a, + — 20 log a, -1 
^ = ^0.145 
(2.39) 
(2.40) 
2.2.2.2 Third-order intermodulation point 
The third-order intermodulation point (/P3) is another figure-of-merit to analyze the linearity of the PA. 
However, the output signal is being distorted and cannot be used in amplitude modulation when the 
amplitude of the input signal swing approaches the 1-dB compression point. Therefore, IP3 is not an 
important parameter to examine the linearity of PA. 
If the input signals are two tones and close in frequency (i.e. x(0 = A^  c o s + A^ cosco^t), the 
fundamental output swing are given by 
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y { t ) = C 0 S 6 ? , / + COS + 仅 C O S F I ; , / + Y J^ COS^YJO^ 
+ {A^ COS CO^ T + A J COS C02TY 
The following intermodulation products are generated 
(2.41) 
3a A A For 2 CO, - 0).: ~—~-
^ ^ 3a., A.^ A, 
F o r 2CO2 — o j , : ~ ~ ~ ~ -
(2.42) 
(2.43) 
Those intermodulation products are close to the fundamental, the signal may be corrupted. The third-
order intercept point {IP3) is defined as the point where the power of fundamental is equal to the power 
of the intermodulation. If the amplitudes of two signals are equal (A 1= A2), then IP3 can be calculated 
as follows: 
a, . _ 3 - ~ CL�A, 
(2.44) 
(2.45) 
The graphical representation of the 1-dB compression point and IIP3 is shown in Fig. 2.2-2 
Pout [dBinl 
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Fig. 2.2-2 Graphical illustration of 1-dB compression point and IIP3 
2.2.2.3 Power Gain 
The power gain is defined below: 
G=Pom ( 2 . 4 6 ) 
Pin 
where POUT is power delivered to the load 
PjN is power provided by the source 
In the power amplifier design, the power gain is not the most important parameter. Most of the power 
stages of the PA do not have high gain as conjugate match is not used in the PA output stage in order to 
extract high output power from the supply. Therefore, the gain of power stage is not optimized. In order 
to have high gain, several gain stages are added before the power stage. In some advanced transceivers, 
the gain stage can be programmable controlled. 
2.2.2.4 Drain Efficiency and Power Added Efficiency 
The efficiency is another important parameter in the PA design. There are two definitions for the 
efficiency. They are listed below: 
(2.47) 
Pdc 
where POUT is power delivered to the load 
PDC is DC supply power 
RAE-PouT-P!N ( 2 . 4 8 ) 
Pdc 
where POUT is power delivered to the load 
PIN is power available from the source 
PDC is DC supply power 
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2.2.2.5 AM-AM and AM-PM conversion 
As PA is a nonlinear device, it usually has band-pass frequency response. Assume that PA is 
memoryless and nonlinear and a modulated signal x(t) is applied to the PA, 
x(0 = A(0cos [2 ; f j + m (2.49) 
the output signal y(t) is given by 
y(0 = /[A(0]cos{2;^J + m + g[A(t)]} (2.50) 
where f{A{t)\ is the nonlinear gain (AM-AM conversion) 
g\A{t) is the amplitude-to-phase conversion (AM-PM conversion) 
Both the amplitude and phase signal will be corrupted by the nonlinearity of the PA. 
2.2.3 Modulation Analysis 
2.2.3.1 Constellation Diagram and Error Vector Magnitude 
The modulation analysis is used to test the modulation accuracy of the PA or the transmitter. In the 
digital communication using OFDM, the data symbol is modulated to different modulation types, such 
as quadrature phase shift keying (QPSK) or M-ray quadrature modulation (M-ray QAM), for example 
16-QAM or 64-QAM. After the digital modulation, the fast Fourier transform (FFT) is applied to the 
data stream and then a time-varying waveform is produced. This waveform is transmitted by the 
transmitter. The transmitted waveform will be distorted if the transmitter is highly nonlinear. The FFT 
is applied to the data stream and then the data stream will be demodulated on the receiver side. The 
error vector magnitude (EVM) is defined as the mean square error between the samples of the actual 
and the ideal signals, normalized by the average power of the ideal signals [8]. 
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Fig. 2.2-3 64-QAM Constellation diagram Fig. 2.2-4 Error vector magnitude 
EVM{%)= Z ^i.-^idec z a ideal 
(2.51) 
100 
The EVM calculated (2.51) is the root mean square value. It can be represent by the in dB form as 
follows 
EVM{dB) = 101og(^FM(%)) (2.52) 
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3. Circuit Design of Power Amplifier 
3.1 Introduction 
In Chapter 1，it is clear that the requirement of Power Class Index I for WiMAX applications is about 
18 dBm to 20 dBm. Therefore, the required output power is set to about 20 dBm. As WiMAX is an 
OFDM system, the PA cannot operate in the switching mode, so that PA is designed to operate in the 
linear mode. In order to have high linearity with acceptable efficiency, Class AB topology is chosen. 
However, this PA is a design prototype, so that the center frequency is set to 3 GHz, which PA has best 
performance at this frequency band. 
In this chapter, the design technique of the PA will be discussed. The PA works under the supply 
voltage of 3.3 V. The design challenge is that the PA functions under a relatively low supply voltage 
compared with the SiGe bipolar or GaAs technologies. Therefore, the PA is not terminated with a 50-Q 
load if the output power is needed to be high. In Section 3.2, the topology of the PA is addressed. 
Afterwards, both the simulation and layout consideration are shown in Section 3.3 and 3.4. The 
measurement result of the PA will be reported in Section 3.5. 
3.2 Topology of the Power Amplifier Design 
Fig. 3.2-1 shows the overall structure of the proposed PA. It consists of a driver stage, a power stage 
and an output matching network. The power stage provides adequate output power to the load. As the 
transistor sizes in the power stage are large, the driver stage is added to drive the large gate capacitance. 
The gain of the PA is controlled by the transconductance of the driver stage and the quality factor ( 0 







z � Z � c < \ Driver Power 
Fig. 3.2-1 Block diagram of power amplifier 
3.3 Design in Power Amplifier 
3.2.1 Power Stage 
The design of the power stage involves the selection of appropriate output matching network and 
transconductance in the power transistors. In order to achieve high output power from low supply 
voltage because of down-scaling of the CMOS technology, the output resistance should be smaller than 
50 Q. The optimum output resistance RQPT can be roughly found by a technique called load-line match 
method [1] as follows: 
. _ V O O - V K _VOO-VK (3.1) ^OPT=— -—J 
-'max U D D 
where VDD is the supply voltage and VK is the knee voltage and 1瞧 is the peak output current. 
With a high knee voltage, the transistor falls into the linear or even weak inversion region easily with 
high voltage swing. The overall gain will, thus, be significantly affected. The W/L ratio of the power 
transistor is the limiting factor of the knee voltage since the minimum Vds is proven by 
— (3.2) 
ds m in 
2L 
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Fig. 3.3-1 OPldB vs RQPT 
Although the sizes of the transistors should be large, the upper limit of the size of transistors is 
dependent on the available size of on-chip inductors at the previous stage. In this case, the previous 
stage is the driver stage, which will be mentioned at the next section. The on-chip inductors of the 
driver stage are needed to resonance out the gate capacitance of the transistors at the power stage. 
However, the on-chip inductors with fixed number of values are provided by the foundry design kit. In 
order to provide sufficient power gain and minimize loss, the on-chip inductors with highest g-factor 
are needed to be used. 
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10 
Output Resistance [ohms] 
4 0 
In order to reduce the knee voltage, the aspect ratio should be high in order to reduce Vdsmm- However, 
this increases the gate capacitance at the same time. Vdsmin can also be reduced by decreasing I丽.Yet, 
the power gain and output power will then be reduced. Therefore, RQPT, IDD and output power are 
closely related. The output power should be optimized by varying IDD and RQPT, with fixed W / L ratio. 
The optimization is done in Cadence Spectre-RF by observing the relationship between the output 1-dB 
compression point (OPldB) and RQPT with ideal resistive loads and fixed W / L ratio, as shown in Fig. 
3.3-1. An optimum output resistance can be found for each supply current. The curve IDD = 250 mA is 
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The on-chip inductor with inductive value of 1.21 nH with the width of 20 |im has the highest 0-factor， 
which is used in both the power stage and driver stage. 
When the transistors sizes are further increased, the gate capacitance will also increased. A small 
inductor is required to resonance out the gate capacitance. However, the inductors with values smaller 
1 nH, it may be greatly suffered from the process variation. In addition, it may also reduce the power 
gain of the overall PA, as the power gain depends on the g-factor of the resonator. 
When ROPT is determined, the output matching network is designed to transform the 50-Q load to RQPT 
The ratio of the 50-Q load and ROPT, is the transformation ratio of the output matching network. It is 
shown in [2] that high transformation ratio degrades the efficiency and output power. Therefore, RQPT 
should not be smaller than 10. In addition, as shown in Fig. 3.3-1, with a supply current of 250 mA, 
OPldB attains the highest value with an output resistance of around 12Q. This is, therefore, chosen as 
the optimum resistance. 
Fig. 3.3-2 and Fig. 3.3-3 show the two output matching topologies. In Fig. 3.3-3，the RL can be 
transformed to Rs by 
Fig. 3.3-2 Output matching network with series inductor and pig. 3.3-3 Output matching network with series capacitor 
shunt capacitor and shunt inductor 
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Assuming the Rsi is the parasitic resistance in the on-chip inductor Ls. The change in resultant 
resistance due to the parasitic resistance in the on-chip inductor is 
+ (3-4) 
In the case of Fig. 3.3-3, the Lp has the same 0-factor as Ls in Fig. 3.3-2, with the following definition 
(oL, — (3.5) 
Rsi 说 / 
With the present of the parasitic resistance in the on-chip inductor in the parallel form, the g-factor of 
the whole output matching network is the following: 
R � R , 
QT = -八pi 
(3.6) 
coLp 




Finally, the change in series resistance due to the parasitic resistance 
(3.8) 
Therefore, the change in resistance due the parasitic resistance in the on-chip inductor is the same in the 
case of series-inductor-shunt-capacitor and series-capacitor-shunt-inductor. However, the series-
inductor-shunt-capacitor configuration is a low-pass filter but the series-capacitor-shunt-inductor is a 
high-pass filter. The series-capacitor-shunt-inductor cannot filter out the high order harmonic. However, 
the series-capacitor-shunt-inductor can provides a DC block and the shunt inductor gives lower energy 
coupling to the substrate as one terminal is grounded [2]. In addition, the series-capacitor-shunt-
inductor configuration can relieve the flicker noise upconverted by the upconversion mixer. 
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The series-capacitor-shunt-inductor topology is chosen for the output matching network. The design 
equation is set as follows: 
= ^ ( 3 .9 ) 
J _A_ (3.10) 
广 n coQj 
(3.11) 
(oRsQT � 
where m is the transformation ratio, RL is the loading resistance, Rs is the required optimum resistance 
and QT is the quality factor of the output matching network. 
Fig. 3.3-4 shows the overall schematic of the power stage including the output matching network. A 
supply voltage of 3.3V is used in the power stage. Cascode transistors are used, which are biased by the 
self-biasing cascode technique as mentioned in [3]. The cascode transistors can extend the breakdown 
voltage and the PA is more reliable. 
In the power stage, the sources of the transistors are connected to ground. The large signal differential 
drain currents are show as follows: 
\mnCOX jiVcs^ + G^S2 - ^VrX^Gs^  - yas2) ( 3 . � 
By keeping Vgsi and Vgs2 constant, the differential current can be kept linear under the differential 
voltage. However, the nonlinearity of the CMOS differential amplifier comes from the nonlinear 
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Fig. 3.3-4 Power Stage 
The transistors sizes and other component values are listed as follows: 
Mim 840|LI/0.18|I M2m 840n/0.18n M3m 840|i/0.18^i M4m 840|a/0.18|LI 
Rml 2.56 k n Rml 2.56 kQ Rbl 2.56 kQ Rb2 2.56 kQ 
Ldl 1.21 nH Ldl 1.21nH Lpi 1.654 nH Lp2 1.654 nH 
Cm] 10.45 pF Cm2 10.45 pF Csl 3.09 pF Cs2 3.09 pF 
In addition, on-chip loading inductors Ldi and Ld2 are used. The on-chip inductors suffer from relatively 
large parasitic resistance compared with the bondwire inductor. The parasitic resistance may reduce the 
output voltage swing and affect the output power level. However, the differential matching of bondwire 
inductors are poor as it is hard to produce two bondwire inductors with little or no difference. The poor 
differential matching at the loading inductors may lead to common mode oscillation shown below 
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Fig. 3.3-5 Parasitic common mode oscillation 
The common mode oscillation frequency due to the resonator at the power supply is given by 
1 (3 .13 ) / = 
The common mode oscillation may occur at the desired frequency. In order to prevent the oscillation, 
two methods may be used. One method is to add a damping resistor in series with the Cioad- The other 
method is to reduce the Ldp and Lgp by using more bondwires. The resonator may be unstable at higher 
frequency but the gain is insufficient to trigger oscillation. 
3.2.2Driver Stage and Input matching 
Input signals will be reflected back when the gate capacitance of the power stage is too large and the 
PA is connected to the input source directly. Thus, a driver stage, as shown in Fig. 3.3-6, is added to 
drive the power stage. The gate capacitance in the power stage is resonated by the drain inductors {Lds 
and Ld4). The biasing current in the driver stage can be tuned in order to adjust the gain of the whole 








Fig. 3.3-6 Driver stage 
The lists of transistor sizes and values of components are as follows: 
Mid 210n/0.18n M2d 210|Li/0.18|Li Ms, 210|i/0.18n M4d 210|I/0.18|LI 
Rm3 2.56 kQ Rm4 2.56 kQ Rb3 2.56 k n Rb4 2.56 kQ 
Ld3 1.21 nH Ld4 1.21nH Csl 5.047 pF Cs2 5.047 pF 
Cml 10.45 pF Cm2 10.45 pF Mb, 125/0.18 Mt2 1000/0.18 
At the input port, a series resonator is formed by bondwire inductors Lg, gate capacitance Cg, source 
resistance RS and resistive biasing resistor RB. This resonator shown in Fig. 3.3-7 controls the input 
reflection coefficient of the PA. 
Vh 
Fig. 3.3-7 Series resonator at input port 
Viri The resonator forms a potential divider and the ratio is shown in (3.14). Vin 
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to provide better stability in the high-gain driver. Similar to the power stage, the cascode transistors 






























at the resonant frequency / � = 
Vin 
2冗 is given by 
Vin J � M c A ) 
as RB » Lc (3.15) 
To reduce the voltage loss, Cg and the series resistance Rs should be reduced. However, common mode 
oscillation due to Lg may occur if Rs is too small. 
The CMOS differential pair with tail current source is used in the driver configuration. The large signal 
response is given by 
41 ss 
\ MN^OX 
- { Y . ^ - V J 
(3.16) 
From (3.16), it can be shown that driver is more nonlinear compared with the source-grounded 
differential pair in power stage. However, it can have better common mode rejection. 
The overall gain of the PA depends on the shunt resonator, consisting of the drain inductors {Lds and 
Ld4�, switched capacitor network {Cscai and Cscai), gate capacitance of the power stage (Cg) and 
coupling capacitors {Csi and Q2). Its resonant frequency, determined by (3.17) can be tuned by 
changing the value of Csca-
co = (3.17) 
Csc 











Fig. 3.4-1 Simulation schematic 
As the PA is differential, two baluns with no loss are added at both input and output port. The Lg and Rs 
are the inductor and resistor for input matching. Ci„ models the parasitic capacitance of metal wires at 
the input port, and Cd model the parasitic capacitance at the node between driver stage and power stage. 
Csca model the switched capacitor array at the circuit. 
Both the pre-layout and post-layout simulation result is shown as follows. In the pre-layout simulation, 
C/„ is set to 200fF to model the on-chip metal wires. The circuit is measured at 3 GHz center frequency 
with different values of Lg, C,„ and Csca. 
Table 3-1 Pre-layout and post-layout simulation result at 3 GHz 
Pre-layout @ 3G Post-layout \ 
Psat [dBm] 24.0762 24.7746 
PIdB [dBm] -11.9796 -12.1258 
0P1dB [dBm] 19.054 21.2942 
linear gain [dB] 32 34.4 
gain @ PIdB [dB] 31.0338 33.42 
PAE @ P1dB [%] 11.06946 18.253 
PAE @ Psat [%] 36 34 
DR power [W] 66.4m 65.5m 
PW power [W] 615m 611m 
Cin/fF 200 1 
Lg/nH 4.5 3.5 
Cd/F 2p 1f 
code b , i i r b'OOO' 
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3.4 Simulation Result on Power Amplifier 
The design is simulated using Cadence Spectre-RF simulator. In the pre-layout simulation, some shunt 
capacitor is added to model the parasitic capacitance of metal wires. The simulation schematic is shown 
RF output 
RP output 
Fig. 3.5-1 Floorplan of the PA 
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3.5 Layout consideration 
The layout is implemented in 1P6M UMC 0.18 |um RF CMOS technology. The top metal is thick metal 
with 20 kA. The layout of PA is very important. The parasitic resistance should be minimized as the 
drain current is very high. The power transistor cluster should place near to the power ground pads in 
order to reduce the parasitic resistance; otherwise, the transconductance of the power stage is reduced 
and the output voltage swing is also reduced. 
The loading inductor should have high ^-factor in order to minimize the loss due to parasitic resistance. 
The inductor from the foundry design kit with metal wire of 20 |im wide is chosen. From the foundry 
information, the top-metal wires can withstand 5.32 mA per |Lim, so that this on-chip inductor can 
withstand DC currents of 100 mA. 
Due to the limitation of the chip areas, the output matching network is placed in between the power 
stage and the driver stage. The floorplan of the PA is shown below. 
秦麟 ( ^ ^ ^ 
In the layout, M6 is used for RF signal to minimize the parasitic capacitance. The power transistors are 
placed close to the power ground metals. In order to reduce the parasitic resistance of power ground 
metals, two metal lines M4 and M5 are used. As a result, the power transistor clusters is not placed 
closed to each other. It may introduce larger mismatch but it can minimize the cross-coupling and 
reduce source resistance. In the driver stage, the transistors are placed close to each other to minimize 
mismatch. 
3.6 Measurement Result on Power Amplifier 
The two-stage PA was fully integrated and implemented in the 0.18-|im CMOS technology. It is 
measured at 3 GHz with 1.8 V supply voltage in the driver stage and 3.3 V supply voltage in the power 
stage. The chip micrograph is shown in Fig. 3.6-1. The die size is 1850 x 1400 The driver and 
power stage consist of 2 and 8 sets of transistors with W/L = 105 |j,m/0.18 [im each. Series resistors are 
added at the input to model the impedance of the resonant tank in the upconversion mixer. They are 
only used for measurement purpose. 
Fig. 3.6-1 Chip Photo 
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As shown in Fig. 3.6-2, the die is mounted on a PCB by silver epoxy and then the die is wire-bonded to 
the PCB. As the circuit is differential, so that two 180° hybrid couplers are used. The power loss of the 
cables and the insertion loss of the couplers are calibrated before the measurement. Two resistors with 




Fig. 3.6-2 Testing board configuration 
3.4.1 Small signal measurement 
The small signal response of the PA is measured assuming a small input power entering the input port 
of the PA. Fig. 3.6-3 shows the block diagram of the measurement. The ^-parameter is measured by 
Agilent E5071A ENA Series RF Network Analyzer. Both the 5-parameter of the common mode and 
differential mode of the PA are measured and are shown in Fig. 3.6-5 to Fig. 3.6-10. 
SMA cables E5071AENA Series RF Network 
Analyzer 
Fig. 3.6-3 Small signal measurement configuration 
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Fig. 3.6-4 shows the port arrangement in the small signal measurement. Port 1 and Port 2 are defined as 
input port and Port 3 and Port 4 are defined as output port. All the ports are connected through semi-
rigid SMA cables. 
dB(S33) 
Fig. 3.6-4 Port arrangement in the 4-port s-parameter measurement 
The common mode return loss in the input (5",, and ^ ^ ^ and output (^33 and S^^) of the PA are 
shown in Fig. 3.6-5 and Fig. 3.6-6 respectively. The forward and reverse voltage transmissions (53, 
and for forward, 5,3 and ^24 for reverse) of the PA in common mode are shown in Fig. 3.6-7 and 
Fig. 3.6-8 respectively. In Fig. 3.6-9, the return loss of differential input (5"川）and output 似）is 
shown. The forward and reverse voltage transmission of the PA and <S…J is shown in Fig. 3.6-10. 
Fig. 3.6-5 Common mode return loss at input pig. 3.6-6 Common mode return loss at output 
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Fig. 3.6-10 Differential mode return loss at input and 
output 
The A:-factor and A are shown in Fig. 3.6-11. By (2.31) to (2.34), it can be shown that the PA is 
potentially unstable. Therefore, the stability depends on the input and output termination. From the Fig. 
3.6-11，the location of Sn and source stability circle and the location of S22 and load stability circle 
show that PA is stable in this input and output termination. 
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Fig. 3.6-7 Common mode gain 
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Fig. 3.6-11 Stability analysis (top left: K-factor，top right: A，bottom left: output reflection coefficient and load stability 
circuit, bottom right: input reflection coefficient and source stability circuit 
3.4.2Large signal measurement 
In additional to the small signal measurement, the PA is tested with fixed frequency tone of 3-GHz 
with different power level. Fig. 3.6-12 shows the measurement setup in the tone test. The input signal is 
generated by Agilent N5182A vector signal generator. The input signal is split by offchip balun. 
Another offchip balun is used at the output to combine differential signal into the single-end signal. As 
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Power Entering the PA I dBm 
Fig. 3.6-13 Large signal performance 
3.4.3Modulation measurement 
The PA was also tested with IEEE 802.11a, (WLAN) 54 Mbps, 64-QAM-OFDM signals and IEEE 
802.16e (Mobile WiMAX) 64-QAM-OFDM signals. The block diagram of the measurement setup is 
shown in Fig. 3.6-14. The modulated RF 
which is controlled by Agilent N7615B 
802.11aat3-GHz. 
signal is generated Agilent N5182A vector signal generator 
signal studio software for 802.16 WiMAX and N7617 for 
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Fig. 3.6-13 shows the large-signal performance of the PA. The PA delivers a saturated power PSAT of 
20.6 dBm with a PAE of 12.7%. The small-signal gain is 27.9 dB and the OPldB is 14.72 dBm. 
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Fig. 3.6-14 Modulation Test configuration 
Fig. 3.6-15 and Fig. 3.6-16 show the output frequency spectrum and constellation diagram of the 
WiMAX and 802.11a Wireless LAN modulated signals captured with the Agilent 89600 vector signal 
analyzer. The output frequency spectrum complies with the specified spectral mask in both standards. 
The maximum tolerable constellation errors in WLAN and WiMAX are -25 dB and -30 dB, 
respectively. The measured EVM of WiMAX and WLAN at the output of the implemented PA are -
30.3 dB with an output power of 7.79 dBm and -26.4 dB with an output power of 8.73 dBm, 
respectively. 
Fig. 3.6-15 Constellation Diagram and Output Spectrum of the WiMAX output RF signal 
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Fig. 3.6-16 Constellation Diagram and Output Spectrum of the IEEE 802.11a output RF signal 
3.7 Performance Summary 
Table 3-2 show the comparison between the simulation result and measurement. The pre-layout and 
post-layout measurement results are close. However, there is difference between the post-layout and 
measurement result. 
There are some reasons to the difference. One of the reasons is that the PA is mounted on PCB board. 
The parasitic resistance along the transmission line may degrade the output power. In addition, the 
transmission lines may transform the termination impedance to other position in the smith chart, which 
has less output power. And the input match is not good in order to minimize the return signal. 
In addition, there may be some process variation that the parasitic source resistance is larger than the 
case in the post-layout simulation. During the measurement, the power ground voltage is about 200 mV. 
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However, there is only 1.578 mV at the source of the power transistor. The parasitic resistance along 
the metal wires is larger than expected. The ground metal is still not enough to minimize the parasitic 
resistance even both M4 and M5 are used. The ground wires should be wider or thicker. 
Table 3-2 Comparison between the pre-layout, post-layout simulation and measurement result 
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4. Circuit Design of Transmitter Front-End 
4.1 Introduction 
Mobile WiMAX (IEEE 802.16e-based standard) is a new broadband wireless communication standard 
based on orthogonal frequency division multiplexing (OFDM). This standard enables long transmission 
distance, high data rate and multiple accesses [1]. As mentioned in Chapter 1, the frequency bands of 
the WiMAX standard are ranged from 2.3 GHz to 3.8 GHz with different band classes and power 
classes, as well as with scalable bandwidth requirement in between 1.25 MHz and 20 MHz [2]. This 
outstanding standard is believed to be a very promising wireless communication standard in the next 
decade. 
However, recent research works on the WiMAX standard such as the designs reported in [3]-[6] only 
focus on the receiver design and the transceiver design but not including the power amplifier (PA). 
General approach is to use off-chip passive components or non-CMOS devices such SiGe BiCMOS 
devices to implement the PA [7]. They have higher transition frequencies compared with CMOS 
devices, but much more expensive. Undoubtedly, PA implemented in the CMOS technology is a 
challenging design topic. It needs to achieve high output power and high efficiency under limited DC 
current density, low supply voltage and low breakdown voltage in the CMOS technology. Under the 
low supply voltage, conjugate matching is not a suitable approach to have high output power. 
Therefore, an optimum output resistance is required to be determined carefully. Furthermore, the output 
should be connected to a single-end antenna. However, most of the circuit blocks implemented in the 
CMOS technology are differential structures for sake of suppressing the even harmonic, common mode 
noise and more than 3-dB power gain. Differential output mismatches due to bondwire effect can 
hardly be cancelled out if off-chip balun is used. An on-chip differential-to-single-end output matching 
network is therefore essential. 
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In Chapter 3, a power amplifier prototype is designed and measurement. It is known the layout of the 
ground wires, location of the power transistors and the all the signal port should be critical to the 
measurement. The location of the output port of the PA cause difficulty in design test PCB. And the 
effect of off chip balun cannot be taken into account. These problems are addressed in this design. 
In this chapter, a fully integrated CMOS transmitter front-end circuit, including a CMOS RF main 
amplifier with on-chip LC balun, is proposed. The frequency band is ranged from 2.496 GHz to 2.69 
GHz, which is Band Class 3. The work is tested with LO of 2.5 GHz under the large signal 
measurement. In addition, WiMAX baseband signal with different input power and bandwidth are also 
measured. 
4.2 Topology of the Transmitter Front-End Design 
A transmitter is composed of PA, mixer, channel selection filter and digital-to-analog convertor. There 
are several architectures to implement the transmitter. The most common used architecture in the 
integrated circuit is the direct conversion architecture as shown in Fig. 4.2-1. 
D A C 
© 
Fig. 4.2-1 Simple direct conversion transmitter 
The advantage of the direct converstion transmitter architecture is that no high-quality bandpass filter is 
required. The order of those filter is more than 2 and it is impossible to implement in semiconductor 
technology. As a result, a direct-conversion architecture is chosen for the design of the proposed 
transmitter front-end design, as shown in Fig. 4.2-2. Although this architecture suffers from the 
problem of LO feedthrough, it is not a critical issue in the OFDM scheme, as the DC subcarrier is not 
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Fig. 4.2-2 Proposed on-chip direct conversion transmitter 
Suppose a complex baseband signal (4.2) is being up-converted. As the direct conversion architecture 
is chosen, the I and Q baseband signals (4.3) and (4.4) are directly upconverted to that complex LO 
frequency. 
x{t) = A(Oe 肩、=^(0[cos(^(0)+ ysin(^(0)] (4.2) 
/ ( / ) = 称 o s _ ) (4.3) 
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used. All the on-chip components, including the I/Q modulator, driver and main amplifier, operate in 
differential modes to suppress the LO feedthrough and even harmonics. In addition, in the direct 
conversion transmitter, the number of gain stage required is less than other architecture such as low-IF 
conversion and superheterodyne architecture. The transmitter is more linear if less gain stage is used 
under the following condition. 
1 1 A, 4A2 (4.1) 
肥T IIP\ IIP\ IIP3, 
where IIP3i is the 3-order input referred intermoduation product of i stage 
Ai is the gain of i stage 
The baseband signal is firstly up-converted by the I/Q modulator, and then the signal is sent out by the 
RF driver and PA. Parallel resonator is added as loading between the I/Q modulator and the driver 
stage, and between the driver stage and the power stage. The resonator can filter out the higher 
harmonics generated along the transmission path and improve the power gain of the whole circuit. 
r W W -P A 
A{t) = ^ l\t) + Q\t) 
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The upconverted real and imaginary parts are shown in (4.9) and (4.11). The upper sideband signal 
(4.12) is generated by substracting real part with the imaginary parts. 
^ r f M = (4.8) 
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where e { t ) = i T f . t + 0 ' { t ) 
But the flick noise at the baseband signal is also upconverted to the desired frequency band. 
Fortunately, the WiMAX is an OFDM system so that the DC subcarrier is not used. Fig. 4.2-3 shows 
the signal flow in the frequency domain. The complex baseband signal is first convoluted with the 
complex LO signal under the single-sideband mixer. The complex resultant RF signal is formed. The 
real signal is formed at the node that the real and imaginary parts are added together. 
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Fig. 4.2-3 The signal flow graph of the transmitter front-end circuit 
4.3 Design in transmitter front-end circuit 
4.2.1I/Q Modulator 
The mixer should have high linearity requirement with sufficient gain, as it should not be saturated 
before the PA saturates. Therefore, the I/Q modulator is composed by two active mixers, rather than 
passive mixers. Four-phase LO signals are needed and they are generated from differential LO signals 
by a three-stage polyphase filter. The differential LO is generated by an offchip balun, which is a 
ratrace hybrid coupler. It is noted that the polyphase filter is used for measurement purpose only. In the 
single-chip transceiver, the signals are provided by a frequency synthesizer. 
Fig. 4.3-1 shows the schematic of the proposed I/Q modulator. The linearity of the mixer is improved 
by the degeneration resistor Rb but the gain is degraded. By (4.1)，the linearity can be improved if the 
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gain of the 1st stage is not too high. However, the gain cannot be too low since the output noise of the 
mixer may be high. The effective transconductance of Msa, Msb, Mea and Meh is shown below 
G„ = — S n (4.13) 1 + 
The loading inductors (Lji and Ld2) can double the output voltage swing. It can also improve the 
linearity of the I/Q modulator. In addition, the loading inductors and the switched capacitor array (SCA) 
CscAi and CSCA2 form a resonator to filter out other higher harmonics. 
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Fig. 4.3-1 I/Q Modulator 
The list of the transistor sizes and components values are shown as follows: 
M2a.b 100|a/0.18n M3a.b 100|i/0.18|a M4a’b 100|a/0.18|LI 
M5a.b 150u/0.36|i M6a.b 150|i/0.36|i Mja.b 200^i/0.36|a Msa.b 200|a/0.36n 
Rba.b 712.2 n Ldu 1.654 nH 
The three-stage polyphase filter is shown in Fig. 4.3-2. The four-phases LO signals are created from the 
differential LO signals. The filter is for measurement purpose only when a quadrature VCO is available. 
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Fig. 4.3-2 3-stage polyphase filter 
The values of the components are listed as follows 
Ral.2,3.4 188 Q Cal.2,3,4 229.5 fF 
RbU,3,4 273 Q Cbl.2.3.4 229.5 fF 
Rcl,2,3,4 397 Q Cd.2.3,4 229.5 fF 
4.2.2Power Amplifier 
The power stage of the transmitter front-end circuit is designed using the methodology introduced in 
Chapter 3. The output power is highly dependent on the output matching, supply voltage and the supply 
current. However, the supply voltage, breakdown voltage and DC current density limit are decreasing 
under the scaling down technology. 
In order to have higher output power, the power stage transistors are terminated with a resistance lower 
than 50 Q. Furthermore, in order to eliminate the offchip balun at the output port, a on-chip LC balun is 
built in the chip. 
As there is a large parasitic capacitance is introduced by a large W/L ratio of transistors in the power 
stage. Thus, a driver stage is added between the I/Q modulator and the main amplifier. The driver stage 
also provide the power gain. The overall schematic of the PA is shown below. 
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Fig. 4.3-3 Overall schematic of PA 
The output of the driver stage connects to the input of the power stage directly. The configuration can 
minimize power loss between two stages. The biasing voltage of the power transistors at the power 
stage is adjusted through the supply of the driver stage. Therefore, one bond pad is saved. 
The main amplifier is composed of a differential cascode amplifier, an on-chip power combining balun 
and gate-controlled circuit (GCC), as shown in Fig. 4.3-5. In the power stage, the thick-oxide transistor 
is used to withstand 3.3-V supply voltage. The thick-oxide transistor has high threshold voltage and 
breakdown voltage. Although the knee voltage is increased due to higher threshold voltage, the voltage 
swing can be enhanced because of higher breakdown voltage and it has more reliable. However, the 
thick-oxide transistor suffers from larger gate capacitance and lower transition frequency. The 
transconductance of the transistors is degraded, but it is still acceptable in this application. The loading 
inductors at the driver stage is smaller to resonate out the large gate capacitance. And the power gain of 
the driver stage is reduced 
A gate-controlled circuit (GCC) is used to tune out the process variation at the cascode transistors M3 
and M4. The GCC adjust the gate voltages of M3 and M4 to control the drain current through them. Ldi 
and Ld2 are used on-chip to have better differential matching. As the sources of the power transistors 
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are connected to ground, the large signal differential current is the same as those in (3.12). By keeping 
VoDd constant, the differential current is linear with the change of different input voltage. 
As the gate voltage of the cascode transistors at the power stage is larger than the nominal voltage of 
the technology provided (i.e. 1.8 V)，so that the GCC is also designed using thick-oxide transistor to 
withstand the high supply voltage. By varying the voltage reference VBiAs_m in the GCC, the drain 
current at the power stage can be varying. 
A LC lattice-type balun is implemented on-chip for differential power combining, as reported in [9]. 
The on-chip balun can have better efficiency when comparing with the LC loadpull matching. The LC 
balun will be discussed in the next secion. Beside the design of LC balun, the optimum output 
resistance value is needed to be found. It is found out by using the parametric simulation with Cadence 
Spectre-RF simulator. The transistor size is fixed at the simulation. As the gate capacitance of the 
power transistors increase if the aspect ratio increase. Although a driver stage is added, the gate 
capacitance cannot be too large; otherwise, the loading inductors at the driver stage cannot resonate out 
the gate capacitance at the desired center frequency. On-chip inductors with small inductance values 
are easily affected by the process variation. The on-chip inductos should not be smaller than InH. 
As the on-chip inductors at the foundary design kit may not be suitable to be used for the power 
amplifier design, the inductors may need to be tailor-designed by either using metal 5 and metal 6 stack 
together or enlarge the width of the inductors. Both of the design methods need 3-D electromagnetic 
(EM) simulation. Extra time is needed to study the 3-D EM simulation and one more run of wafer is 
required to test the inductors. Therefore, the on-chip inductors from the foundry are used eventually. 
The simulation result is shown below. 
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Fig. 4.3-4 Parametric simulation of 1-dB compression point versus differential output resistance 
It is shown in the above figure that the power stage can deliver largest amount of power with drain 
current of 400 mA. However, the technology cannot withstand too high DC current. Finally, the drain 
current of 200 mA is choosn according to the limitation listed by the foundary, and the optimum output 
resistance is set to around 15 Q. 
2 3變 
Fig. 4.3-5 Power Stage with on-chip balun and gate-controlled circuit 
The transistors sizing and components values of the main amplifier and on-chip balun are listed as 
follows: 
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MI 1200My0.34n M2 1200|LI/0.34U Ms 1200|i/0.34n M4 1200|LI/0.34U 
Ldl.2 1.21 nH Cblock]. 2 39.4 pF Lml.2 2.469 nH Cml.2 1.643 pF 
The full schematic of the GCC at the power stage is shown in Fig. 4.3-6. As the output common mode 
voltage range does not cover the input common mode voltage range, and it is only about 300 mV 
difference compared with the supply voltage, so that a PMOS transistor is added to form low dropout 
regulator (LDO) topology. Miller compensation is used to provide enough phase margin to stabilize the 
circuit. In order to provide required common mode voltage, the supply of the GCC is set to be 3.6 V. 
Vbias一m 






M3. |:M4 M5 
Fig. 4.3-6 Full schematic of gate-controlled circuit in power stage 
The transistors sizes and components values are listed as follows: 
ML,2 60n/lpi M3-M6 SM/IH MY-MS 24|LI/1H M9 10|Li/0.34n 
MIO 96n/l | i RM 20.1 kQ RI-RE 105.824 kQ Cy 10.4 pF 
4 p F 
The driver stage is shown in Fig. 4.3-7. It is added to drive the large gate capacitance of the power 
transisors at the power stage. In addition, the driver stage provide gain. The power gain depends on the 
Q factor of the resonator formed by the CSCA, CG_PW and LJ. 
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/ = (4 .14 ) 
PW. 
where CSCA is the capacitance at the SCA 
Cg-Pw is the gate capacitacne of the power transistors at the power stage 
Ld is the loading inductor at the driver stage 
The driver stage consists of both the source-grounded differential amplifier and the GCC. As discussed 
in the previous section, the source-grounded is more linear with constant VGSI and VGS2 compared with 
the differential amplifier with tail current source, with the limitation of poor common mode rejection. 
As the supply voltage of driver stage Vood is used to bias the power transistors at the power stage, Vood 
cannot be too high. Otherwise it may drive the power transistor to linear region. Although the supply 
voltage at the driver stage is low, on-chip inductors are added as loading. The voltage swing can be 
doubled with the on-chip inductors and the linearity is maintained. 
The voltage reference F^/^^ t/could be adjusted to control the effective Gm of the differential pairs (M；-
M4). 
Fig. 4.3-7 Driver Stage and the Gate-controlled Circuit 
The transistor sizing and the component values are shown as follows: 
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M1-M4 600|a/0.18|a Ldi.i 955.4 pH Rbiasl.2 2.56 kQ 
The full schematic of the gate-controlled circuit at the driver stage is shown in Fig. 4.3-8. A current-
mirror amplifier is used as the OTA in unity-gain configuration. A loading capacitor C； is used to 
provide dominant compensation to the gate-controlled circuit. The GCC is work under the supply 
voltage of 1.8 V. As the output voltage required is about 1.27 V，so that this GCC does not need to be 
designed using thick-oxide transistor. 
VDD VDD VDD VDD 
M § | ^ 买 4 11^6 
M7 
Vbias_d Cmi M23H 
Cm 
Cl 
Fig. 4.3-8 Full schematic of gate-controlled circuit in driver stage 
The transistor sizes and the component values are shown as follows: 
M1-M2 5.2|LI/0.5|I M3-M6 42)i/0.5|a Mj-Mg 5.2|i/0.5|LI Mg 10.4n/0.5|i 
4.2.30n-chip LC Balun 
As the supply voltage is only 3.3 V，the output power is limited by the load resistance. More output 
power can be delivered if it is terminated with output resistance less than 50 Q. The impedance 
transformation can be implemented by 丄-match or LC balun. However the output of a transmitter is an 
antenna which is single-end. Therefore, the LC balun is chosen in this design because it can eliminate 
the usage of the off-chip balun and provide impedance transformation. The ideal on-chip LC balun is 
shown as follow. 
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Fig. 4.3-9 LC balun 
To ensure the phase difference of F+ and V- is 180°, Li should be equal to L: and C； should be equal to 








However, the 0-factor of the on-chip inductor is typically around 8-10, so that the model of the LC-
balun is needed to modify to model the loss. 
Fig. 4.3-10 LC balun model including loss in inductor 
The resonant frequency is shifted to lower frequency due to the parasitic resistance at the on-chip 
inductor. The condition is given by 
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Fig. 4.4-1 Simulation schematic of the transmitter 
All the inputs of / channel, Q channel and LO signals are differential signals. In the tone simulation, the 
IF frequency is set to 5 MHz and the LO signals is set to 2.5 GHz. The frequency of output signal is 
2.505 GHz. The image of the output signal is about 2.495 GHz. 
The LO feedthrough and sideband suppression can be found out by using transient analysis and then 
perform fast fourier transform. A quadrature error of 3 degrees at baseband is introduced at the pre-
layout and post-layout simulation to model the mismatch. The simulation result is shown in Table 4-1. 
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C = L (4.17) 
RSL^IPLJ 
/ 。 = 1 QL (4.18) 
where Qi is the quality factor of the on-chip inductor 
From (4.18)，if the quality factor is too low, the resonant f r e q u e n c y , i s shifted to lower frequency. 
4.4 Simulation Result of the Transmitter Front-End Design 
The design is simulated using Cadence Spectre-RF simulator which is efficient for simulating the RF 
circuit. The output 1-dB compression point (OlPdB), saturated power {PSAT ) , linear gain, and power-
added efficiency (PAE) can be found out by using the periodic steady-state analysis. The simulation 
schematic is shown below. 
r - s A A / V PA 
Table 4-1 Comparison between the pre-layout and post-layout simulation result 
4 P s a J d B m ] P1dB [cJBm] , 
0P1dB [dBml，； nnear gain 
Paa/«@P1clB[dB3ir 
PAE@0P1dB[%],I 
PAE@Psat[%]；：；^ mixer_power [mVi}； 
DR_power [mW]； PW_power [mW]「丨, 
LO feedthrough [dBcl: 
sideband suppression 
[dBc] ^ 









I limitation. In this design, the area 
about 40 |Lim with M4 and M5 layer. 
4.5 Layout consideration 
In Chapter 3，the floorplan of the PA is not good due to chip-
restriction is less. Therefore, the ground wire is widened to 
Therefore, the parasitic resistance is further minimized. 
In addition, all the circuit components are in differential mode, so that the components are needed to 
keep in the axis of symmetry. In the power stage and driver stage, the on-inductor should be the widest, 
which is 20 [xm to have the highest g-factor. The number of ground pads should be as many as possible 
to minimize the parasitic resistance and inductance along the bondwires. 
Fig. 4.5-1 Floorplan of the transmitter front-end circuit 
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The output port is in GSG pads configuration. The differential LO ports are in GSGSG configuration 
and the differential IF ports are in SGS configuration. They are used for the probing. In addition, the 
RF signal should flow in one direction only. From Fig. 4.5-1, the LO signal enter the chip from the 
right hand side and then mixed with the IF components and then output at the left hand side. Therefore, 
the PPF is placed at the right-hand sides, followed by I/Q modulator, driver stage, power stage and 
finally the LC balun at the left hand side. 
In this layout, the numbers of ground pads is about 26 in order to reduce the bondwires inductance to 
prevent self-oscillation during start up. The power transistors are placed next to the power ground wires 
in order to reduce the source resistance. 
4.6 Measurement Result of the Transmitter Front-End Design 
The 2.5-GHz Mobile WiMAX transmitter front-end was fabricated in UMC 1P6M 0.18-|Lim CMOS 
process. Fig. 4.6-1 shows the micrograph. The die size is 3734 |im x 1581 jam, including the bonding 
pads. The transmitter front-end circuit is measured at supply voltages of 1.5 V for the I/Q modulator, 
1.27 V for the RF driver and 3.3 V for the RF main amplifier. The differential main amplifier consumes 
217 mA. The supply current is less than 100 |iA in both GCCs. 




4.4.1. Transmitter Front-End Measurement 
4.4.1.1 Output Reflection coefficient 
As the transmitter front-end circuit includes a RF power amplifier, the stability issue is the major 
concern. Since there is a frequency conversion existed in the circuit, so that the A^-factor cannot be used 
to determine the stability. One of the methods to study the stability is to investigate the output 
reflection coefficient ( ! )，if 5,, is larger than 1，then the circuit is potentially unstable. 
This 1-port ^-parameter can be measured in the following measurement setup shown in Fig. 4.4.1-1. 
All the LO and IF input ports are SO-Q terminated. The 1-port 5-parameter is measured by Agilent 
E5071A RF network analyzer. 






Fig. 4.4.1-1 Measurement setup for reflection coefficient at the output. 
Fig. 4.4.1-2 shows the magnitude of output reflection coefficient in dB. As the value is negative within 
the band of interest, it is proven to be stable. Both the cases which the LO signals is on or off are shown 
in Fig. 4.4.1-2. There is a LO feedthrough at the 2.5 GHz frequency at the case of LO on. 
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Fig. 4.4.1-2 Output reflection coefficient 
4.4.1.2 Large Signal Measurement 
This work was measured using Agilent PSA E4400 spectrum analyzer with 10-dB attenuator. The 4-
phase quadurate baseband signals are generated by Agilent E4438C ESG Vector Signal Generator. The 
differential LO signal is generated by a 180° hybrid coupler with the source from Agilent E8257D PSG 
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The die is mounted on a gold-plated FR4 PCB by silver epoxy, and the design is measured in probe 
station. Fig. 4.6-3 and Fig. 4.6-4 shows the measurement setup in the test bench and the probe station, 
respectively. 
Fig. 4.6-3 Measurement setup in the test bench 
Fig. 4.6-4 Probe station 
The large-signal performance of the transmitter at LO of 2.5 GHz is shown in 
transmitter could deliver an OPldB of 18 dBm and small-signal power gain of 24 dB 
front-end circuit is 10.5 % at the OPldB point. 
Fig. 4.6-5. The 
The PAE of the 
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Fig. 4.6-5 Large Signal Performance 
Fig. 4.6-6 shows the output spectrum at the 2.5-GHz band. Without any calibration circuit, the 
measured sideband and LO feedthrough suppression with LO power of 15 dBm are -38.98 dBc and -
43.04 dBc, respectively. 
Fig. 4.6-6 LO feedthrough and carrier suppression 
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Fig. 4.6-7 Measurement setup for the modulation test 
With differential IF input power of-11.7 dBm, the measured EVM are -30.53 dB, -30.52 dB and -30.59 
OdB, respectively. Fig. 4.6-8 shows the result of EVM versus IF differential input power. This work 
fulfills the EVM requirement of-30 dB as shown in [8] with input power less than -11.7 dBm. 
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4.4.1.3 Modulation Measurement 
This work was also tested with 64-QAM-5/6-CTC WiMAX modulated signals with bandwidths of 10 
MHz, 20 MHz and 28 MHz. Fig. 4.6-7 shows the measurement setup in the modulation test. The 
WiMAX baseband signal is generated by the Agilent E4438C ESG vector signal generator, which is 
controlled by the host computer using Agilent N7615B signal studio for 802.16 WiMAX. The output 
RF modulated signal is measured by the Agilent E4440 PSA series spectrum analyzer. The signal read 
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Fig. 4.6-8 EVM vs. IF differential input power 
Error! Reference source not found., Fig. 4.6-10 and Fig. 4.6-11 show the constellation diagrams and 
output spectrum of the transmitter front-end circuit with WiMAX baseband input signal of 10 MHz, 20 
MHz and 28 MHz bandwidth respectively. The demodulated data in grey and frame control header in 
black [10] is shown in the constellation diagram. The center symbol is shown since the zone is 
demodulated without active subcarrier [11]. 
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Fig. 4.6-9 WiMAX modulation test with 10-MHz baseband signal 
A: Chi OFDM Meai Tria! License 12Da/sL8ft 
RBW_ 10.9375 kHz B 
Iriai� 12 D; vs Le 1 
ji 1 ? it^ L Li iijL 
nt»\V:ia3375kH2 I: Chi OFDM Syfn$/Eis 
Hz SymClkEri _ -0.00032 IQ Skew « 406.03 Gain Imb • .(1253 Sync Coil • (X97372 Time OM - -833.85 Slalw PRBS -0b00000110000.l0cel-00/iane-00(syrn_olse<?) 
00 00 
.00 01 、 or-- 00 01 
00 r： 01 00 
01 ovrc 00 00 00 00 “ 00 01 
00 01 •，:• 01 00-
01 00 :、'":01 00； . 00 00 ivOO 00 00 ou”: 00 01 i 00 Ol Wi OO 01 01 00 
^ 01 00 - ： ：：00 01 i ：'.'：；'00 00; 
.00 010： i ;01 00 00 
Fig. 4.6-10 WiMAX modulation test with 20-MHz baseband signal 
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Fig. 4.6-11 WiMAX modulation test with 28-MHz baseband signal 






I/Q modulator 18.25 mA 18.25 mA 7.59 mA 
Driver 42.09 mA 42.09 mA 44 mA 
PA 188.5 mA 188.6 mA 217mA 
4.4.2. LC Balun Measurement 
The magnitude and phase response of the on-chip LC balun is measured by Agilent E5071A RF 4-port 
Network Analyzer. Fig. 4.6-12 shows the testbench of the measurement. Fig. 4.6-13 and Fig. 4.6-14 
shows the magnitude response, and |5'23|, and the phase response, ZS^；^  and ZS^^�of the LC balun. 
Fig. 4.6-15 shows the amplitude and phase mismatches of the on-chip balun. The measured phase 
mismatch is only 2.9°. Moreover, the measured amplitude mismatch is less than 2 dB. It shows that the 
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Fig. 4.6-14 Phase response of the LC balun 
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on-chip balun has good differential power combining capability and it has less phase mismatch 
compared with an off-chip balun. 
Port 1 
Fig. 4.6-12 S-parameter measurement in LC balun 
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Fig. 4.6-15 Amplitude and phase mismatch of the LC balun 
4.7 Performance Summary of the transmitter front-end circuit 
Table 4-2 shows both the pre-layout, post-layout simulation result and measurement result. The 
saturated power of the pre-layout simulation result is larger than that of the post-layout simulation 
because of the ground resistance at the power stage and voltage drop within the signal wires. 
And process variation is existed at both the parasitic resistance model and inductor model. Therefore, 
the measured output power is less than the post-layout simulation. The bondwires resistance also 
reduces the output power delivery. 
For the linear gain, the measured result is larger than the post-layout simulated result, but smaller that 
the pre-layout simulation result. As the power gain depends on the transconductance of all the stages, 
which is also depend on the drain current of all the stages. The post-layout extraction may not model 
the parasitic resistance accurately. 
The values of the efficiency obtained from the pre-layout and post-layout simulation are similar, but its 
measurement result is not. It may be degraded by the parasitic resistance within the probe station. Also, 
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the loss within the metal wires is also higher than expected. The parasitic model of the inductor and 
metal wires may not match with the chip. Furthermore, the power gain is suffered as the quality factor 
of the inductor is also degraded. 
In the mixer power consumption, the measured power consumption is only half of the simulation result. 
It may also be the process variation of the transistor, especially the current source of the mixer. 
Therefore the Vgs of the g^ cell is reduced and the drain current is reduced. 
For the sideband suppression, all the pre-layout, post-layout simulated and measured result are similar. It is shown that the 
quadrature error at the baseband input is about 3 degrees. For the LO feedthrough, no LO mismatch is introduced in the pre-
layout and post-layout simulation, so that the LO feedthrough are too realistic and not close to the measured result. 
Table 4-3 summarizes the performance of the transmitter front-end. Table 4-4 is the comparison table. 
It shows that this work can deliver similar output power level when comparing with the bipolar 
counterpart in [6]. Moreover, this work has larger OPldB and the saturated power (PSAT) compared 
with [2] — [5]. In addition, this work provides the largest band power among the works reported in [2]-
[5]. 
Table 4-2 Simulation and Measurement Result 
Pre-layout Post-layout. Measurement 
IdBml 二、寻 
Vim fdBm] 
OPlclB IdBml , 
linear gain [dB| 
PAE @! OPldB [%1 
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Table 4-3 Transmitter performance summary 
Technology UMC 1P6M 0.18|imCMOS 
Supply Voltage 
1.5 V (Mixer) 
1.27 V(RF driver) 
3.3 V (main amplifier) 
Radio Frequency 2.5 GHz 
Tx small signal gain 24 dB 
OPldB 18dBm 
PSAT 20 dBm 
PAE@ OPldB 10.5 % 
LO feedthrough @ PSAT -43.04 dBc 
Sideband Suppression @ PSAT -38.98 dBc 
E V M @ i V = - 1 1 . 7 - d B m 
-30.53 d B @ B W = 10-MHz 
-30.52 dB @ BW = 20-MHz 
-30.59 dB @ BW = 28-MHz 
Power comsumption 
716 mW (Power stage) 
55.88 mW (Driver stage) 
11.39 mW (I/Q modulator) 
Table 4-4 Comparison Table 
Technology Band (GHz) Supply (V) 
OPldB 
(dBm) EVM 




1 8 / 2 0 ( / W ) -30.52-dB (20MHz) @ 5.52 dBm 
[3] CMOS 0.13 \xm 2.3-2.7 1.2，2.5 9.6 -36.6 dB @ -5dBm, 2.3 GHz 
[4] SiGe BiCMOS 0.25 |im 2.3 -2.7 2.8 2.5 1.5 % @ 2.5 dBm 
[5] CMOS 90 nm 2.5 1.2，2.9 12 N.A. 
[6] CMOS 0.18 卿 2.3-2.7 1.8,2.5 N.A. -38 @ 0 dBm 
[7] SiGe BiCMOS 
0 . 1 8 iLim 
5.8 3 .2 -3 .6 2 1 (PSAT) N.A. 
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5. Conclusion 
In this thesis, a CMOS Class-AB RF power amplifier and a CMOS RF transmitter front-end circuit are 
designed and fabricated using a 0.18-^m CMOS technology. The power amplifier functions at the 3-
GHz frequency band. As the supply voltage is low, the PA is terminated with an optimum output 
resistance to extract the most amount of power from the supply. The optimum output resistance is 
found out by parametric Cadence Spectre-RF periodic steady-state simulation. The output matching 
network is designed to transform the load resistance to optimum output resistance. 
In this work, there are some drawbacks in the design. The ground wires are too thin and the parasitic 
resistance is larger than expected. The signal wires are also not wide enough to reduce the parasitic 
resistance. The distance between the power transistors should be close to the power ground. The 
transconductane and the output voltage swing are reduced also. The output power is loss. The RF signal 
should flow in one direction only. 
A transmitted front-end circuit for WiMAX application has been presented. The drawbacks at the 
previous work are addressed. Both the ground wires and signal tracks are widened, especially the 
output stage. The power transistors are placed next to the power ground wires. All the signal ports can 
be probed using the probe station in order to lessen the parasitic components at all the ports. In addition, 
the offchip balun at the output stages can also be eliminated. The proposed front-end circuit operates in 
Frequency Band Index 3 of the WiMAX standard. The circuit has been measured under the center 
frequency of 2.5 GHz and the results have been reported. The output signal is single-ended by using the 
on-chip LC balun with low LO feedthrough and good sideband suppression. This work delivers the 
highest output power among other reported CMOS transmitters or transceivers. Finally, this work does 
also provide similar output power level as the counterpart implemented in BiCMOS technology. 
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6. Future Work 
In this thesis, all the on-chip inductors are provided by the foundary design kit. Although those 
inductors have accurate model, it is not desired to be used in the power amplifier design. It is because 
their 0-factor is quite low and the metal width of the inductors cannot withstand high current densities. 
As a result, inductors should be tailor-designed in the future. 
The output power is still not high enough compared with other state-of-the-art PAs. The output power 
can be improved by using the different power combining technique. There are many techniques, for 
example, transformer coupling. The output power is provided by 2 or more power amplifier cells. 
In the transmitter side, the gain can also be designed to be programmable. In the new wireless 
communication standard, the gain step is strictly controlled. Therefore, the power gain of the driver 
stage can be adjusted to fulfill the requirement. The gain can be controlled by changing the drain 
current flow though the driver. It can change the transconductance of the driver stage. 
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